Abstract: We report a fully integrated serial-link receiver with optical interface fabricated with a 0.18 mm complementary metal oxide semiconductor technology for long-haul display interconnects. The receiver includes a trans-impedance amplifier, a limiting amplifier, a clock and data recovery circuit, 1:64 de-multiplexer and a built-in error checker. The receiver produces 64-bit wide electrical signals from photodetector output signals produced by 5.28, 5.6 or 6.25 Gb/s optical signals delivered through up to 700-m multi-mode fibre. It can support serialised data for UXGA Q1
Introduction
As information and broadcast technologies advance, there are growing interests in high-definition (HD) video and highperformance display devices such as HDTV, HD monitor and HD display wall. Consequently, higher data rates are required from interconnects for display applications. Highdefinition multimedia interface (HDMI) is one of the most popular interfaces for uncompressed display interconnects. Its transmission channel consists of three data channels and one clock channel. The clock channel has one-tenth frequency of the data rate in the data lanes. Our design target is realising serialiser/de-serialiser (SERDES) for HDMI, which reduces four channels into one and provides much longer transmission distance with optical interface, as shown in Fig. 1 . We are interested in optical serial interface based on low-cost 850-nm vertical cavity surface-emitting laser (VCSEL) and multi-mode fibre (MMF), since it allows much longer transmission distances than is possible with electrical cables, allowing more flexible display applications [1] .
Our SERDES can support HDMI version 1.2 (UXGA) as well as 1080 p and WUXGA. Since HDMI uses transitionminimised differential signaling (TMDS) coding, which requires about 75% overhead over raw data, the total TMDS data throughput is 4.95 Gb/s for UXGA, 5.26 Gb/s for 1080 p and 5.86 Gb/s for WUXGA as summarised in Table 1 [2]. Our SERDES needs additional 64/60 overhead for sequence alignment and resolution information resulting in total optical interface throughput of 5.28, 5.6 and 6.25 Gb/s for UXGA, 1080 p and WUXGA, respectively. In this paper, we demonstrate a fully integrated serial-link receiver with optical interface circuits fabricated with a 0.18 mm complementary metal oxide semiconductor (CMOS) technology. CMOS process allows higher integration levels with lower costs compared with previously reported compound semiconductor approaches [3] . Our receiver includes a trans-impedance amplifier (TIA), a limiting amplifier (LA), a dual-loop clock and data recovery (CDR), a 1:64 de-multiplexer (DEMUX) and a built-in pseudo-random bit sequence (PRBS) error checker. The paper is organised as follows. Detailed descriptions of receiver design are described in Section 2. Measurement results are discussed in Section 3 and a conclusion is given in Section 4.
Receiver design

Challenges for integrated receiver design
Integrated serial-link receivers having TIA, LA, CDR and DEMUX have been previously reported [4 -6] . These were, however, realised with compound semiconductor technology and, although they show good performance, improvement in power consumption as well as costeffectiveness is desired. For this, there is a great interest in realising integrated receivers in CMOS technology. Although several CMOS serial-link receivers have been reported [7 -12] , [7 -9] had only CDR and DEMUX, [10] had only oscillator and DEMUX with global clock, and no integrated receivers having only dual-loop CDR has been reported [11, 12] .
To meet our specific application, receiving serialised TMDS signal through one fibre, the proposed serial-link receiver is highly integrated with optical receiver front-end, is realised in low-cost CMOS technology, and is designed to cover the input data range (5.28, 5.6 and 6.25 Gb/s). Highly integrated receivers can result in poor jitter performance because of integration of different function blocks in the chip. TIA is particularly noise-sensitive because of its small input currents as well as is very dominant block in terms of noise performance. Consequently, the integration of TIA, LA, CDR and DEMUX leads to large area, large power and poor jitter performance. To solve these issues, various efforts are conducted in the prototype chip, and details are described in below. In CDR, clock extraction and data recovery are done in two steps, so that it can handle multi-rate input data rates. In the first step, LC-type voltage-controlled oscillator (VCO) is locked by the frequency adjustment loop to one of the three The clock distributor provides proper clock signals having desired frequency, driving capacity and swing levels to DEMUXs. Demuxing is done in two steps, 1:4 first step with current-mode logic (CML) and 4:64 second step with CMOS logic. To minimise power consumption, CML is used only when necessary for high-speed blocks, whereas other low-speed blocks use CMOS logic. High-speed 1:4 and 4:8 DEMUXs are designed with the tree structure for power reduction, whereas 4:64 DEMUX is based on the shift-register architecture for chip area reduction [13] . For testing purpose, a PRBS error checker is embedded. Fig. 3a shows the optical receiver analogue front-end circuit. The TIA consists of a regulated cascode (RGC) current buffer, gain stage with a feedback resistor (R F ) and DCoffset cancellation amplifier. The RGC buffer is used to isolate the effect of an inherent PD junction capacitance from the bandwidth determination [14] . The TIA is designed with consideration for a commercial GaAs-based p -i-n PD having 0.5 A/W responsivity, 0.3 pF junction capacitance and 8.5 Gb/s maximum data rate [15] . A modified Cherry -Hooper amplifier with active feedback is used for the gain stage with 2 kV of R F [16] . DC-offset cancellation amplifier is essential for a differential optical receiver to cancel DC-offset errors between differential gain-stage outputs because of an inherent pseudodifferential structure [17] . Detailed schematic diagram of the TIA is shown in Fig. 3b . The TIA has a 62 dBV transimpedance gain, 5 GHz, 3 dB bandwidth and consumes 4.5 mA DC currents. The TIA is the most noise-sensitive and noise-dominant part in the serial-link receiver because it deals with very small-swing signals. Therefore the TIA is located as far as possible from the other blocks having above several hundred mV swing, and sub-contacts and well-contacts are added in between the TIA and the other blocks for isolation purpose. The power and ground pads of the TIA are also separated from the others, and many bypass capacitors are exploited for power and bias pads of the TIA. Simulated average noise current spectral density and input-referred noise is, respectively, 12.8 pA/ p Hz and 0.96 mA, corresponding to 217.5 dBm of optical sensitivity [bit error rate (BER) ¼10 212 , responsivity
Receiver architecture
Optical receiver analogue front-end circuit
The LA consists of identical four-stage voltage amplifiers, a CML-type output buffer and low-pass filter for DC-offset cancellation. Modified Cherry -Hooper amplifier is also used as a gain stage with negative impedance compensation stage to cancel parasitic capacitance components, as shown IET Circuits Devices Syst., pp. 1-11 consumes 12.5 mA DC currents including CML output buffer.
Dual-loop CDR circuit
Details of dual-loop CDR operation are described in Fig. 5 . The frequency-locked loop consists of frequency detector, charge pump, loop filter, LC-VCO and frequency dividers. The lock detector generates selecting signal of the select multiplexer (MUX). Under unlock condition, the charge pump is controlled by the output (Up, Dn) of the frequency detector. After frequency lock, the phase alignment step starts. When V LOCK goes high, fast and slow BBPDs are enabled. The bang -bang phase control path is separated into two parts: proportional path and integral path [19] . The fast bang-bang signals (UpF, DnF) of the proportional path directly control a set of varators inside LC-VCO with information on phase error polarity. The integral path is controlled by the slow bang -bang signals (UpS, DnS) through the charge pump followed by a loop filter having two poles and one zero. The CDR has loop bandwidth of 407 kHz, phase margin of 618 and closed-loop peaking of 1.32 dB. By separating the bang-bang phase control path, the feedback-loop latency can be reduced and the bandwidth requirements of the charge pump can be relaxed [11, 20] . The amount of added root-mean-square (RMS) jitter generation because of the proportional path is 960 fs corresponding to the 6 mUI RMS. To prevent this jitter generation, proportional control path can be substituted into a linear phase detector [12] . Through two parts of bangbang phase control, the phase alignment loop tries to align the rising edge of four-phase clock to the optimal sampling point. To prevent any interactions between the two loops, simultaneous operation does not occur [21] . CML DEMUX makes the chip area small, and makes unnecessary phase alignment between proportional path and integral path. A detailed timing diagram for samplers and fast BBPD is described in Fig. 7 for both fast and slow clock conditions. Slow bang -bang signals (UpS, DnS) are generated by de-multiplexing UpF and DnF through the bang -bang gating circuit, as shown in Fig. 8 . These slow bang -bang signals control VCO through the charge pump and the loop filter. Samplers, fast BBPD, 2:4 DEMUX and divider operate on high-speed CML signals and consume a large amount of currents. To reduce current consumption, 4:8 DEMUX and slow BBPD are designed with CMOS logic. A clocked sense amplifier is used for efficient conversion from CML to CMOS logic, as shown in Fig. 9 . The notations of each CML block in Fig. 6 , for example, 1 × , 2× and 4 × , indicates the amount of tail currents compared with that in the basic CML buffer, which consumes 0.15 mA. The CMOS logic can process up to 1.5625 Gb/s data. One is a proportional control signal (VtunePk1:0l) from the fast BBPD, and the other is an integral control signal (VtuneI) from the slow BBPD in the phase alignment loop or from the frequency detector through the charge pump and the loop filter in the frequency alignment loop. VtunePk1:0l have information only on the phase error polarity and rapidly changes with the data frequency, whereas VtuneI has information on the accumulated phase error. VtunePk1:0l are digital signals with CML level where the low level is represented by 1.2 V and the high level by 1.8 V. These proportional control signals directly control variable capacitors. Consequently, the proportional path pushes fast locking, whereas the integral path makes it possible to achieve the accuracy.
Samplers, DMUXs and bang -bang phase detector
LC-VCO with four-phase frequency divider
A variable capacitance controlled by VtuneI is designed to be larger than one controlled by VtunePk1:0l by factor of 4 in order to reduce ripple voltages. The proportional path has 208 MHz/V of VCO gain and the integral path 1.095 GHz/V. The simulated frequency tuning range at different conditions of UpF/DnF and VtuneI is depicted in Fig. 10b . The peak detector forces the output swing of LC-VCO to equal the bandgap voltage (1.25 V) by controlling tail currents, and its schematic is depicted in Fig. 11 . LC-VCO output passes through four-phase frequency divider for half-rate bangbang operation, shown in inset of Fig. 10a . 
Chip implementation and measurement results
Chip implementation
A fully integrated serial-link receiver was fabricated with standard 0.18 mm CMOS technology. Fig. 12 shows a microphotograph of the chip that occupies the area of 1.75 mm × 1.43 mm including electrostatic discharge (ESD) protection diodes and bonding pads. The receiver consumes 27.55 mA of DC currents with a single 1.8 V supply voltage. Table 2 shows power consumption and chip area for each block. Core area and power consumption excluding ESD protection pads, test circuitry, bias circuitry and bypass capacitors are 0.59 mm 2 and 42.4 mW, respectively, corresponding to the 6.78 mW/Gb/s power efficiency. To confirm 1:64 DEMUX properly operates for 64-bit parallel output data, the PRBS error checker is embedded and its schematic is shown in Fig. 13 . The error checker can make a decision whether 64-bit wide parallel data are correct PRBS 2 7 2 1 data or not. For our prototype chip, the error checker did not detect any errors during about two days of continuous operation, which corresponds to above 10 215 of BER.
Measurement setup
Fig . 14a shows the measurement setup. The fabricated chip was integrated with a commercial 850 nm GaAs p -i -n PD on a printed circuit board. The PD has 7.5 GHz, 3 dB bandwidth, 0.5 A/W responsivity and 0.3 pF junction capacitance according to its data sheet. A pulse pattern generator created PRBS 2 7 2 1 for the on-chip error checker operation and PRBS 2 31 2 1 for other measurements. For optical modulation, a commercial 850 nm VCSEL was used. MMF used in the measurement was 700 m long. An optical attenuator was used for the optical sensitivity measurement. For the measurement purpose, our chip had three test points, TP1 at the output of LA, TP2 at the output of four-phase clocks and TP3 at the output of 1:4 CML DEMUX, as shown in Fig. 14b . www.ietdl.org Fig. 15 shows measured BERs at different incident optical powers. Optical sensitivity of 221.1, 220.0 and 218.5 dBm were measured at TP1 for 5.28, 5.6 and 6.25 Gb/s data, respectively. Inter-symbol interference because of bandwidth limitation in our receiver makes causes the sensitivity increase for higher data rates. Measured S21 at TP1, shown in Fig. 16 , shows 3 dB bandwidth of 4.8 GHz and 2 dB peaking at about 1.6 GHz which results from the modified Cherry -Hooper topology of the post amplifier. Measured bandwidth indicates 77% of the maximum bit rate; therefore the optical receiver is located at near optimal points in terms of noise. Measured eye diagrams at TP1 are shown in Fig. 15 as insets. 5.28 and 6.25 Gb/s eye diagrams exhibit 6.32 ps/6.69 ps of RMS jitters and 41.65 ps/49.78 ps of peak-to-peak jitters, respectively, with differential 400 mVp-p output swing. Fig. 17 shows the output of four-phase clocks at TP2. The half-rate 3.125 and 2.64 GHz clocks have and [7] and [9] are describing serial-link transceivers. Therefore their power efficiencies are presented excluding transmitter side.
Measurement results
3.5 ps/3.67 ps of RMS jitters and 29.51 ps/27.72 ps of peak-to-peak jitters, respectively. Clear eye openings are observed at 1.5625 and 1.32 Gb/s de-serialised data at TP3 with 200 mVp-p single-ended swing, as shown in Fig. 18 . Performance summary and comparison with previously reported receivers are given in Table 3 . Our receiver is capable of handling high data rates even though it is realised with 0.18 mm CMOS technology. Furthermore, it has the highest integration level compared with previous reported CMOS receivers. However, the core chip area is larger for our receiver as we used the LC-VCO.
Conclusions
We demonstrate a fully integrated serial-link receiver with optical interface for long-haul display interconnects in 0.18 mm CMOS technology. In order to satisfy the requirements of our application, multi-rate (5.28, 5.6 and 6.25 Gb/s) dual-loop CDR is used. Our receiver has a high integration level and it can successfully convert the maximum 6.25 Gb/s optical data into 64-bit wide electrical signals. We expect that recently reporting silicon-based avalanche or p -i -n PD [22] can be included in future integration to have more cost-efficient serial link.
